

High Performance Sram Circuit Based On Transmission Gate Using FinFET And Adiabatic Logic

Tanuj Gaurh¹, Prof. Monika Kapoor²

M.tech Scholar¹, Department Of Electronics & Telecommunication Engineering LNCT, Bhopal
Head of Dept.², Department Of Electronics & Telecommunication Engineering LNCT, Bhopal

Abstract:

In this paper, propose a high speed, low power dissipation, low average power consumption and low PDP (Power Delay Product) based SRAM cell. SRAM cell play an important role in storage devices and hence it is necessary to produce a better design for the optimal use in the portable devices. The MOSFET based conventional 6 T SRAM has high power and delay product with high short channel effects in 32nm technology. Hence, a solution is provided by the use of adiabatic logic and transmission gate logic. In this technique, use a transistor between V_{dd} and Virtual V_{dd} to improve the characteristics, it shows that Average power is decreased by 94.75%, delay is improved by 87.15%, power dissipation is improved by 88.78% and energy is decreased by 99.19% in adiabatic proposed circuit when compared to adiabatic FinFET based circuit and similarly the improvements in transmission gate based proposed circuit from simple transmission gate FinFET SRAM is improved by 55.24%, 50.28%, 68.63% and 75% on basis of Average Power, Delay, Power Dissipation and Energy. The proposed circuits are of 8 Transistors.

Keywords:- PDP, SRAM Cell, SRAM Cell, MOSFET, Finfet, Transistors

1. NTRODUCTION

Memory cells assume a critical job regarding force, speed and execution in computerized circuits, for example, the System-on-Chips (So Cs), microchips and microcontrollers. These memory clusters possess impressive piece of the chip region. Consequently, these memories. Cells as a general rule contribute for a higher division of the chip control. A few literary works have exhibited different designs for the SRAM cell, with their principle centre around decrease of the cell territory, diminished gadget include and decrease in the spillage control. The preference to optimize the layout metrics of overall performance, strength, area, fee, and time to market (opportunity cost) has now not changed for the reason that progress of the IC enterprise. In truth, Moore's law is all about optimizing those parameters. however, as scaling of producing nodes progressed in the direction of 20-nm, some of the tool parameters couldn't be scaled any in addition, specifically the strength deliver voltage, the dominant component in

figuring out dynamic electricity. This research is to lessen the power consumption and off currents at the FinFET based SRAM cell. The backend device Synopsys HSPICE is selected for the analysis of power dissipation and delay of SRAM. In this work, SRAM is designed and simulated in 32 nm era the usage of FinFET technology. Simulation end result imply that the proposed technique offer improvement in term of strength consumption and delay over MOSFET. As nanometre technique technologies have advanced, chip density and running frequency have extended, making energy consumption in battery-operated portable gadgets a first-rate concern. Even for no portable devices, electricity consumption is critical because of the improved packaging and cooling expenses in addition to ability reliability issues. Therefore, the principle design purpose for VLSI (very-large-scale integration) designers is to meet overall performance necessities within a power budget. Scaling of gate MOSFET in nm face exceptional assignment due to the extreme short channel effect that reason an exponential growth in the sub-threshold and gate -oxide leakage and DIBL. FinFET are encouraging substitute for bulk MOS at the nanoscale due to the fact the fabrication technology of FinFET and MOSFET almost identical Fin FET (fin-type DGFET) offer interesting strength -delay trade-off and higher characteristics (short channel effect) in nanometre which will meet the overall performance expected via the global technology roadmap for semiconductor for the drawing close technological node FinFET in categorized as a sort of significance steel oxide semiconductor field have

an effect on transistor/MOSFET. It became first advanced at the University of Berkley California via Chenning Hu and his colleagues. In FinFET the NMOS in CMOS technology is replaced with N-FinFET and PMOS with P-FinFET, then, both gates of FinFET are tied collectively. with the aid of the usage of this approach, we will layout a FinFET model of a CMOS common sense circuit or a bypass transistor good judgment circuit that keeps the same functionalities because the MOSFET model. Within the period in-between, FinFET provides higher circuit performances and reduces leakage present day via effective suppression of quick-channel effect and near-best sub-threshold swing. In the i-gate mode, the fast channel outcomes (threshold voltage roll- off, sub threshold swing degradation and drain prompted barrier reducing) are truly less severe than those of the device inside the double-gate mode. Figure 1 shows two different configurations of FinFET Device.[1]




Fig 1: FinFET Configurations (a) Independent Gates (b) Shorted Gates

2.LITERATURE SURVEY

[2] Sudarshan Patil et al., In this paper, the traditional SRAM cell and the adiabatic SRAM cells with various

innovation hubs, specifically, DSM and UDSM are thought about for their power and vitality esteems. The adiabatic logic shows lower power and vitality consumption contrasted with those caused by the traditional 6T CMOS SRAM cell. Moreover, the FinFET gadget based circuits depicts favourable circumstances with its better authority over the gadget channel and diminished short channel impacts, bringing about decreased leakage power. The FinFET based SRAM cell utilizing the adiabatic logic acquires the base power and vitality scattering.

[3] Loveneet Mishra et al., This paper investigates the structure systems of Static Random-Access Memory (SRAM) for low power consumption. The fundamental point of low power dissemination in the SRAM is to lessen the flag swings on the capacitive hubs like information lines and bit lines. The examination of various SRAM structure based on parameters like power scattering with the variety of capacitor, temperature and supply 13 voltages. The 16-bit memory has been structured. The innovation used to execute the SRAM 6T, 8T and 11T is 350nm innovation and the product utilized is TANNER TOOL.


[4] Vasudha Gupta et al., The technique for the measurable structure of the static-random access-memory bit cell s proposed to guarantee a high memory yield while meeting plan determinations for execution, solidness, zone, and leakage. The technique creates the ostensible structure parameters, .ie., the widths and lengths of the bit-cell transistors, which give most extreme nsusceptibility to the varieties n a transistor's measurements and n born edge voltage changes. Additionally, the need to go amiss from the ordinary bit cell estimating methodology to get

a high return low-leakage plan n the nanometer routines illustrated.

[5] Majid Moghaddam et al., In his paper a 7T SRAM cell working great in low voltages is introduced. Reasonable read task structure is given by controlling the drain prompted obstruction bringing down (DIBL) impact and body source voltage in the hold 'l' state. The read-task structure of the proposed cell uses the single transistor which prompts a larger write edge. The re-enactment results at 90nm TSMC CMOS exhibit the outflanks of the proposed SRAM cell as far as power scattering, write edge, affectability to process varieties as contrasted and the other most productive low-voltage SRAM cells


3. IMPLEMENTATION AND RESULTS

In this section, we propose the circuits for adiabatic and transmission gate logic based 9T SRAM cells. The circuit consists of one p type FinFET at VDD part of the base circuit. The circuit is controlled by the signal given in this circuit. The circuit is simulated in HSPICE Synopsys and the technology used 32nm.



**Figure 2: Proposed Adiabatic based SRAM cell
 FinFET**

In the figure 2, the adiabatic logic is created by the use of MCPL logic, and also at V_{dd} an extra control transistor is added which decides when the circuit is on or off. This makes it in sleep or active mode.



**Figure 3: Transmission Gate Logic Proposed
 Circuit for SRAM**

Table1:SimulationResults

	sram adiabatic mos	sram adiabatic mos proposed	sram adiabatic fin	sram adiabatic fin proposed
Average Power	1.25E-07	1.04E-07	4.63E-09	2.43E-10
Delay	1.41E-07	1.41E-07	7.27E-11	9.34E-12
Power Dissipation	1.79E-07	1.06E-07	1.23E-11	1.38E-12
Energy	1.75E-14	1.46E-14	3.37E-19	2.27E-21
	sram TGL mos	sram TGL mos proposed	sram TGL fin	sram TGL fin proposed
Average Power	3.07E-08	7.08E-09	5.23E-12	2.55E-12
Delay	5.17E-11	3.33E-12	5.10E-11	2.60E-11
Power Dissipation	9.87E-08	8.57E-08	5.26E-12	1.65E-12
Energy	1.59E-18	2.36E-20	2.66E-22	6.65E-23




Figure 4: Average Power Consumption in Adiabatic SRAMs




Figure 5: Average Power Consumption in TGL SRAMs

In figure 4 and Figure 5 shows the Average Power in Various circuits for adiabatic and transmission logic gate based. The proposed circuits shows better performance in Average Power Consumption.




Figure 6: Delay in Adiabatic based Circuits

Conclusion:

Hence, we conclude that by use of transistor between VDD and the circuit virtual Vdd will improve the characteristics and performance of the circuit. The proposed circuit consists of 9T based FinFET. The improvement in the circuit are follows:

In adiabatic SRAM proposed circuit:

- Average power is decreased by 94.75%,
- delay is improved by 87.15%,
- power dissipation is improved by 88.78% and
- energy is decreased by 99.19%

In transmission gate based proposed circuit improvements are:

- 55.24% in Average Power
- 50.28% in Delay
- 68.63% in Power Dissipation
- 75% in Energy

[1] Pal, P.K.; Kaushik, B.K.; Dasgupta, S.,” Low-power and robust 6T SRAM cell using symmetric dual-k spacer FinFETs,” 2014 29th International Conference on Microelectronics Proceedings - MIEL 2014, vol., no., pp.103,106, 12-14 May 2014

[2] Sudarshan Patil , V S Kanchana Bhaaskaran“Optimization of Power and Energy in FinFET Based SRAM Cell Using Adiabatic Logic”, 978-1-5090-5913-3/17/\$31.00 c 2017 IEEE

[3] Loveneet Mishra , Sampath Kumar V , Sangeeta Mangesh, et al., “Design and implementation of low power SRAM structure using nanometer scale” International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB16), 978-1-4673-9745-2 ©2016 IEEE

[4] Vasudha Gupta and Mohab Anis et al.,” Statistical Design of the 6T SRAM Bit Cell” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 57, NO. 1, JANUARY 2010

[5] Majid Moghaddam et al., “Ultra Low-Power 7T SRAM Cell Design Based on CMOS “2015 23rd Iranian Conference on Electrical Engineering (ICEE), 978-1-4799-1972-7/15/\$31.00 c 2015 IEEE